您现在的位置是:首页 > 厂商 > Atmel > AT91SAM9XE
AT91SAM9XE 处理器
  列清单与比较        
  部件型号 家族 制造商 内核变量 频率 Flash/ROM 封装
 AT91SAM9XE128  AT91SAM9  Atmel  ARM926EJ-S  210MHz  131072  PQFP208, LBFBGA217
 AT91SAM9XE256  AT91SAM9  Atmel  ARM926EJ-S  210MHz  262144  PQFP208, LBFBGA217
 AT91SAM9XE512  AT91SAM9  Atmel  ARM926EJ-S  210MHz  524288  PQFP208, LBFBGA217
  

The AT91SAM9XE512 is a monolithic ARM9-based Flash microcontrollers that combines a 200-MIPS ARM926EJ-S processor core with up to 512K bytes of high-performance on-chip Flash. It offers an unrivalled combination of performance and functionality on a single chip, making these Flash microcontrollers ideal for space-constrained applications where high performance is required.

The SAM9XE512 is designed to reuse the maximum of the peripherals and technology developed for Atmel’s ARM7-based SAM7 family. In addition, the same support infrastructure is used for both the SAM7 and the SAM9XE series, making the migration between both microcontroller families smooth and easy.

The SAM9XE512 provides multiple networking/connectivity options with on-chip USB 2.0 Full Speed Host and Device Ports, an Ethernet 10/100 Base-T MAC as well as a two-slot Multimedia Card Interface (SDCard/SDIO and MultiMediaCard Compliant), a Synchronous Serial Controller (SSC), four USARTs, two master/slave Serial Peripheral Interfaces (SPI), a debug UART and two Two Wire Interfaces (TWI).

The six-layer system bus matrix is linked to the Memory Management Unit of the processor core, as well as to distributed DMA channels on the USB Host, Ethernet and Image Sensor Interface to ensure uninterrupted internal data flows with minimum processor overhead. This concept is extended to peripherals via the Peripheral DMA Controller (PDC) that communicates with DMA interfaces on the USB Device and all other serial I/Os. This industry-leading distributed DMA architecture ensures that internal data transfers occur at maximum possible bandwidth with minimal processor intervention. It enables the SAM9XE512 to perform complex data processing at the same time as high-speed data transfers.