|
|
|
| 78K0/KC2 处理器 |
|
| |
部件型号 |
家族 |
制造商 |
内核变量 |
频率 |
Flash/ROM |
封装 |
|
|
UPD78F0515A |
78K0S |
 |
78K0S |
20MHz |
61440 |
SSOP 38, LQFP 44, LQFP 48 |
|
|
UPD78F0514A |
78K0S |
 |
78K0S |
20MHz |
49152 |
SSOP 38, LQFP 44, LQFP 48 |
|
|
UPD78F0513A |
78K0S |
 |
78K0S |
20MHz |
32768 |
SSOP 38, LQFP 44, LQFP 48 |
|
|
UPD78F0512A |
78K0S |
 |
78K0S |
20MHz |
24576 |
SSOP 38, LQFP 44, LQFP 48 |
|
|
UPD78F0511A |
78K0S |
 |
78K0S |
20MHz |
16384 |
SSOP 38, LQFP 44, LQFP 48 |
|
|
|
|
- Supply voltage:
- Standard products, (A) grade products: VDD = 1.8 to 5.5 V
- (A2) grade products: VDD = 2.7 to 5.5 V
- Max. frequency: 20 MHz
- ROM capacities: 16 KB to 60 KB flash memory
- RAM capacities: 768 bytes to 1 KB
- 38-pin SSOP, 44-pin plastic LQFP and 48-pin plastic LQFP package
- Minimum instruction execution time can be changed from high speed (0.1 µs: @ 20 MHz operation with high speed system clock) to ultra low-speed (122 µs: @ 32.768 kHz operation with subsystem clock)
- General-purpose register: 8 bits x 32 registers (8 bits x 8 registers x 4 banks)
- On-chip single-power-supply flash memory
- Self-programming (with boot swap function)
- On-chip debug function (µPD78F051xD and µPD78F051xDA only)
- On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- On-chip watchdog timer (operable with the on-chip internal low-speed oscillation clock)
- On-chip 10-bit resolution A/D converter (AVREF = 2.3 to 5.5 V)
- On-chip multiplier/divider (16 bits x 16 bits, 32 bits/16 bits)
- Key interrupt function
- Clock output controller (48-pin only)
- I/O ports: 31(38-pin) or 37(44-pin) / N-ch open drain (6 V tolerance): 4
- Timers:
- 16-bit: 1 channel
- 8-bit: 4 channels
- Watchdog: 1 channel
- Serial interface:
- UART/3-wire CSI: 1 channel
- UART supporting LIN-bus: 1 channel
- I2C bus 1 channel
- 10-bit A/D converter: 6 channels (38-pin) / 8 channels(44-pin)
- Operating ambient temperature
- Standard products, (A) grade products: TA = -40 to +85°C
- (A2) grade products: TA = -40 to +125°C
|
|
|
|
|
 |
|
 |