|
|
- Power supply voltage: VDD = 1.8 to 5.5 V
- Max. frequency 20 MHz
- ROM capacities 128 KB to 512 KB flash memory
- RAM capacities 8 KB to 30 KB
- 144-pin LQFP package
- Minimum instruction execution time can be changed from high speed (0.05 µs: @ 20 MHz operation with high speed system clock) to ultra low-speed (61 µs: @ 32.768 kHz operation with subsystem clock)
- General-purpose register: 8 bits x 32 registers (8 bits x 8 registers x 4 banks)
- On-chip single-power-supply flash memory (with prohibition of chip erase/block erase/writing function)
- Self-programming (with boot swap function/flash shield window function)
- On-chip debug function
- On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- On-chip watchdog timer (operable with the on-chip internal low-speed oscillation clock)
- On-chip multiplier (16 bits x 16 bits)
- On-chip key interrupt function
- On-chip clock output/buzzer output controller
- On-chip BCD adjustment
- I/O ports: 132 (N-ch open drain: 4)
- Timer: 14 channels
- 16-bit timer: 12 channels
- Watchdog timer: 1 channel
- Real-time counter: 1 channel
- Serial interface
- CSI: 2 channels/UART: 1 channel
- CSI: 2 channels/UART: 1 channel/simplified I2C: 2 channels
- CSI: 2 channels/UART: 1 channel/simplified I2C: 2 channels
- UART (LIN-bus supported): 1 channel
- I2C: 1 channel
- 10-bit resolution A/D converter (AVREF = 2.3 to 5.5 V): 16 channels
- 8-bit resolution D/A converter (AVREF1 = 1.8 to 5.5 V): 2 channels
- Operating ambient temperature: TA = -40 to +85°C
|
|
|
