LM3S2616

Product Features

32-Bit RISC Performance

• 50-MHz operation with 32-bit ARM® Cortex™-M3 architecture
• Thumb®-compatible Thumb-2-only instruction set, with hardware-division and single-cycle-multiplication
• Integrated Nested Vectored Interrupt Controller (NVIC) provides deterministic interrupt handling
• 31 interrupt channels with eight priority levels
• Memory protection unit (MPU) provides a privileged mode for protected operating system functionality
• Unaligned data access enables data to be efficiently packed into memory
• Atomic bit manipulation (bit-banding) delivers maximum memory utilization and streamlined peripheral control

• 128 KB single-cycle flash with two forms of flash protection on a 2-KB block basis
  • User-managed flash block protection on a 2-KB block basis
  • User-managed flash data programming
  • User-defined and managed flash-protection block
• 16 KB single-cycle SRAM
• Pre-programmed ROM containing the Stellaris® family peripheral driver library (DriverLib) and Stellaris® boot loader

• Developed and tested by ARM
• Up to a maximum of 32 configurable DMA channels, each with dedicated handshake signals and configurable priority levels
• Supports memory-to-memory, memory-to-peripheral, and peripheral-to-memory transfers
• Supports DMA transfers using data widths of 8, 16, or 32-bits
• Supports USB, UART, and SSI
• Compatible with the AMBA AHB-Lite protocol
• Number of transfers in each DMA cycle is programmable in binary steps from 1 to 1024
• Each DMA channel has separate outputs to indicate when a DMA cycle is active or complete

• Supports CAN protocol version 2.0 A/B
• 32 message objects, each with its own identifier mask
• Bit rates up to 1Mb/s
• Disable automatic retransmission mode for TTCAN
• Maskable interrupt
• Programmable loop-back mode for self-test operation

• Fully programmable 16C550-type UART
• Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
• Programmable baud-rate generator allowing speeds up to up to 3.125 Mbps

• Single- and differential-input configurations
• Six 10-bit channels (inputs) when used as single-ended inputs
• Sample rate of one million samples/second
• On-chip temperature sensor

• Two independent integrated analog comparators
• Configurable for output to: drive an output pin or generate an interrupt
• Configurable for output to: drive an output pin, generate an interrupt, or initiate an ADC sample sequence
• Compare external pin input to external pin input or to internal programmable voltage reference

• Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
• Interrupt generation
• Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

• Three PWM generator block, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
• One fault inputs in hardware to condition low-latency shutdown
• One 16-bit counter
  • Runs in Down or Up/Down mode
  • Output frequency controlled by a 16-bit load value
  • Load value updates can be synchronized
  • Produces output signals at zero and load value
• Two PWM comparators
  • Comparator value updates can be synchronized
  • Produces output signals on match
• PWM generator
  • Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
  • Produces two independent PWM signals
• Dead-band generator
  • Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
  • Can be bypassed, leaving input PWM signals unmodified
• Flexible output control block with PWM output enable of each PWM signal
  • PWM output enable of each PWM signal
  • Optional output inversion of each PWM signal (polarity control)
  • Optional fault handling for each PWM signal
  • Synchronization of timers in the PWM generator blocks
  • Synchronization of timer/comparator updates across the PWM generator blocks
  • Interrupt status summary of the PWM generator blocks
• Can initiate an ADC sample sequence

• Hardware position integrator tracks the encoder position
• Velocity capture using built-in timer
• Interrupt generation on index pulse, velocity-timer expiration, direction change, and quadrature error detection

• 1-33 GPIOs, depending on configuration
• 5-V-tolerant input/outputs
• Programmable interrupt generation as either edge-triggered or level-sensitive
• Low interrupt latency; as low as 6 cycles and never more than 12 cycles
• Bit masking in both read and write operations through address lines
• Can initiate an ADC sample sequence

• On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
• Battery-backed hibernation module with real-time clock and 256-bytes of non-volatile memory
• Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
• Low-power options on controller: Sleep and Deep-sleep modes
• Low-power options for peripherals: software controls shutdown of individual peripherals
• User-enabled LDO unregulated voltage detection and automatic reset
• On-chip temperature sensor

• Power-on reset (POR)
• Reset pin assertion
• Brown-out (BOR) detector alerts to system power drops
• Software reset
• Watchdog timer reset
• Internal low drop-out (LDO) regulator output goes unregulated

• Six reset sources
• Programmable clock source control
• Clock gating to individual peripherals for power savings
• IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
• Debug access via JTAG and Serial Wire interfaces
• Full JTAG boundary scan

• 64-pin RoHS-compliant LQFP package
  • Industrial-range (-40°C to +85°C)